• 金麗科技
    聯絡資訊如下:

    ADD:
    新竹科學工業園區
    力行路2-1號6F-1

    TEL: 03-6662866

    FAX: 03-5631498

    E-mail: sales@rdc.com.tw

IP Service

8-bit MCU IP

The 8032 series is a high-performance 8051 family compatible micro-controller based on RISC architecture & Pipeline design. This IP Specification of interface timing, external Data Memory read / write timing and external Program Memory read timing are same or faster than standard 80C52 ,based on different version, and instruction-set is fully compatible with standard 8051 family.


Design Specification
  1. RISC Architecture
  2. Synchronous Design
  3. Static Design
  4. Synthesizable
  5. Silicon proved (0~66 MHz at 0.5um process)

Key features
  • Instruction compatible with generic 8051
  • 256 byte scratchpad RAM interface
  • Two external interrupts
  • Memory Addressing Capability
  • -64K Byte external RAM & ROM
  • 8-bit I/O port x 4 (P0~P3)
  • 16-bit timer/counter x3
  • Full duplex UART x1
  • Data Pointer x1
  • Watch Dog Timer x1
  • Support Power Down and Idle Mode
  • Power Down waked up by Interrupt
  • 12/4/1 clocks/machine cycle (S/T/TT or TTE/TTEX)
  • Dual data pointer (Above T)

Deliverable
  1. Product Data Specification
  2. RTL code in Verilog format
  3. Pipeline Diagram
  4. Synthesis Script file
  5. Function Test Pattern in Verilog format

Application

DSC,CF Card, Pattern Recognition, LCD Monitor Controller, USB Device Controller, Scanner Controller, MP3 Controller, Modem Controller, Voice Recognition


Spec Summary
R8032S R8032T R8032TT R8032TTE R8032TTEX
RISC Arch V V V V V
Machine Cycle 12 4 1 1 1
Static & Synchronous V V V V V
8052 Inst, Comptabile V V V V V
Dual DPTR -- V V V V
Timer 3 3 3 3 3
PD waked up by Int0 / Int1 V V V V V
UART 1 2 2 2 2
MUL Inst. Enchance -- -- V V V
Mem Ins wait-state -- V V V V
Code Ins wait-state -- -- -- -- V
MOVC Protect -- -- -- -- V
Watch dog timer -- V V V V
Power Manager -- -- V V V
Extra I/O, Interrupt -- -- -- -- V
PWM -- -- -- -- V
Serial E2ROM Interface -- -- -- -- V
Debug Mode Optional Optional Optional Optional V
GO TOP